

31003 U.S. PTO
10/055568
01/22/02

md

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10055568	FILING DATE 01/22/2002	CLASS 357	SUBCLASS 411	GAU 2841	EXAMINER 11
**APPLICANTS: Lin Mou-Shiung; Lee Jin-Yuan; Huang Ching-Cheng;					
**CONTINUING DATA VERIFIED:					
** FOREIGN APPLICATIONS VERIFIED: TAIWAN 90123195 12/31/2001					
PG-PUB <input type="checkbox"/>		DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>	
Foreign priority claimed <input type="checkbox"/> Yes <input type="checkbox"/> No		35 USC 119 conditions met <input type="checkbox"/> Yes <input type="checkbox"/> No		ATTORNEY DOCKET NO JCL 3533	
Verified and Acknowledged Examiners' initials					
TITLE : Integrated chip package structure using silicon substrate and method of manufacturing the same					

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs.Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)